Q. Clock skew is observed in

A
TTL Logic
B
CMOS Logic
C
ECL Logic
D
HTL Logic
Solution:

Clock skew is a condition in which a clock signal arrives at different components at different times.

Entri Contact Image

Get Expert Advice for Free: Register for Your Free Consultation Now!