Q. In positive edge triggered binary ripple up-counter,

A
All flip-flops receive the same count pulse input
B
The flip-flop holding most significant bit receives incoming count pulse input and rest of flip-flops receive output of previous stage as count pulse input
C
The flip-flop holding least significant bit receives incoming count pulse input and rest of flip-flops receive output of previous stage as count pulse input
D
The flip-flop holding least significant bit receives incoming count pulse input and rest of flip-flops receive complement output of previous stage as count pulse input
Solution:

The flip-flop holding least significant bit receives incoming count pulse input and rest of flip-flops receive output of previous stage as count pulse input in case of ripple counter.

Related Questions

Q. What is state diagram?

View Solution

Q. Fundamental mode is another name for

View Solution

Q. In a 3-bit asynchronous down counter, the initial content is

View Solution
View More
Entri PDF Icon

Get Question Bank

Strengthen Your Practice with our comprehensive question bank.

Other Subjects

Modules

Entri Contact Image

Get Expert Advice for Free: Register for Your Free Consultation Now!