Table of Contents
Kerala PSC Assistant Executive Engineer Study Plan 2026! With the application window open till 02 September 2026, candidates targeting the Kerala PSC Assistant Executive Engineer (Electrical) post need a structured plan to cover all 10 technical modules, revise thoroughly, and practice enough mock tests before the exam. Since the exam carries 100 marks with 1/3 negative marking and covers subjects ranging from Electric Circuits to Signals and Systems, a 120-day plan gives enough time to build concepts, revise twice, and still leave room for previous year paper practice. Here’s a day-wise details.
Kerala PSC Assistant Executive Engineer Exam 2026 – Understanding the Pattern & Syllabus First
Before building a study plan, keep these exam facts in mind, since they should shape how you allocate time:
- Total Marks: 100 (Multiple Choice, OMR/Online)
- Modules: 10, each carrying equal weight of 10 marks
- Duration: 1 hour 15 minutes
- Negative Marking: 1/3 mark deducted per wrong answer
| Topic | Total Marks | Time Duration |
| ELECTRIC CIRCUITS | 10 | 1 hour 15 minutes |
| MAGNETIC CIRCUITS | 10 | |
| ELECTRICAL MACHINES | 10 | |
| DIGITAL ELECTRONICS | 10 | |
| POWER SYSTEMS | 10 | |
| CONTROL SYSTEMS | 10 | |
| POWER ELECTRONICS AND OPERATIONAL AMPLIFIERS | 10 | |
| MEASUREMENTS AND INSTRUMENTATION | 10 | |
| SIGNALS AND SYSTEMS | 10 | |
| TRANSDUCERS, BATTERIES,ELECTRICAL WIRING | 10 | |
| Total | 100 |
Because every module carries equal weightage, you cannot afford to skip any subject entirely, even ones you find difficult. At the same time, because of negative marking, your goal during revision should be building certainty on concepts you attempt, not just broad exposure.
Kerala PSC Assistant Executive Engineer Exam 2026 – Housing Board Notification Details
1: Between the period of 1858-1947, how many Viceroys ruled over India?
| Particular | Details |
|---|---|
| Recruiting Authority | Kerala Public Service Commission (KPSC) |
| Name of Firm | Kerala State Housing Board |
| Post Name | Assistant Executive Engineer (Electrical) |
| Category Number | 074/2026 |
| Method of Appointment | Direct Recruitment |
| Scale of Pay | ₹56,500 – ₹1,18,100/- |
| Number of Vacancies | 1 (One) |
| Application Start Date | 30 July 2026 |
| Last Date to Apply | 02 September 2026 (Up to 12:00 Midnight) |
| Application Mode | Online through Kerala PSC One Time Registration (OTR) |
| Selection Process | Written/OMR/Online Test (if conducted), Document Verification, Ranked List, Final Appointment |
| Official Website | Link Here! |
Prepare for Kerala PSC Technical Exams with Entri
സർക്കാർ ജോലി എന്ന സ്വപ്നം ഇനി സ്വപ്നം മാത്രമല്ല! Join Kerala's Top-rated PSC Coaching Programs
Join NowKerala PSC Assistant Executive Engineer Study Plan 2026 – For 120 Days
| Phase | Duration | Focus |
|---|---|---|
| Phase 1 | Day 1 – 70 | First reading of all 10 modules (7 days per module) |
| Phase 2 | Day 71 – 90 | First full revision cycle + formula consolidation |
| Phase 3 | Day 91 – 110 | Mock tests, previous papers, and weak-area fixing |
| Phase 4 | Day 111 – 120 | Final revision, quick-recall notes, light practice |
This structure gives each module fair weightage (since every module carries equal 10 marks) while still leaving 50 days for revision and testing — the phase where most rank improvement actually happens.
Phase 1: Concept Building (Day 1 – Day 70)
Spend 7 days on each module: 5 days for learning + solving problems, 1 day for making short notes, and 1 day for topic-wise MCQ practice.
Days 1–7: Module 1 – Electric Circuits
- Days 1–2: Kirchhoff’s laws, maximum power transfer theorem, star-delta transformation
- Day 3: Energy stored in capacitors and inductors, coupled circuits, dot polarity convention
- Day 4: Generation of alternating voltages, RMS value, average value, peak factor, form factor
- Day 5: AC through R-L-C series circuits, series and parallel resonance, bandwidth
- Day 6: Numerical problem practice on resonance and coupled circuits
- Day 7: Short notes + 30-question topic test
Days 8–14: Module 2 – Magnetic Circuits
- Days 8–9: Absolute/relative permeability, magnetic field strength, magnetic potential
- Day 10: Series and parallel magnetic circuits with composite materials
- Day 11: Faraday’s laws, Lenz’s law
- Day 12: Statically and dynamically induced EMF, numericals
- Day 13: Revision + formula sheet
- Day 14: Topic test covering Modules 1 & 2 combined
Days 15–21: Module 3 – Electrical Machines
- Day 15: DC generators – construction, working, types, EMF equation
- Day 16: Power stages, condition for maximum efficiency, DC motor control methods
- Day 17: Single-phase transformers – equivalent circuit, losses, efficiency
- Day 18: Three-phase transformers, power vs. distribution transformer differences
- Day 19: Alternators, synchronous motors, synchronous condenser
- Day 20: Three-phase induction motors – slip, torque, torque-speed curve, special machines
- Day 21: Full module revision + 40-question test
Days 22–28: Module 4 – Digital Electronics
- Day 22: Number systems and codes – binary, octal, hex, ASCII, excess-3, gray code
- Day 23: Combinational circuits – adders, multiplexers, demultiplexers
- Day 24: Flip-flops, registers, counters
- Day 25: DAC and ADC conversion techniques
- Day 26: 8085 microprocessor – architecture, instruction set, addressing modes
- Day 27: Machine cycles, states, fetch-execute cycle, timing diagrams
- Day 28: Revision + topic test
Days 29–35: Module 5 – Power Systems
- Day 29: Line parameters – resistance, inductance, capacitance
- Day 30: Insulators – string efficiency, corona effect
- Day 31: Circuit breakers, CTs, PTs, relays
- Day 32: Per unit quantities, symmetrical components
- Day 33: Symmetrical and unsymmetrical faults
- Day 34: Power system stability, load flow methods (Gauss-Seidel, Newton-Raphson, Fast Decoupled)
- Day 35: Full revision + numerical practice test
Days 36–42: Module 6 – Control Systems
- Day 36: Transfer functions of LTI systems, block diagram reduction
- Day 37: Signal flow graphs, Mason’s gain formula
- Day 38: Type and order of systems, characteristic equations
- Day 39: Time domain specifications, impulse/step responses of 1st and 2nd order systems
- Day 40: Static error coefficients, Routh’s stability criterion
- Day 41: Frequency domain specs, Bode plot, polar plot, gain/phase margin
- Day 42: Revision + test focused on stability analysis
Days 43–49: Module 7 – Power Electronics and Operational Amplifiers
- Day 43: SCR structure and static characteristics
- Day 44: Fully and half-controlled bridge rectifiers with R, RL, RLE loads
- Day 45: Voltage source inverters – half-bridge, full-bridge, three-phase, PWM
- Day 46: Choppers – single, two, and four quadrant
- Day 47: Op-amp fundamentals, modes of operation, ideal vs. practical properties
- Day 48: Gain, CMRR, slew rate – numerical practice
- Day 49: Module revision + test
Days 50–56: Module 8 – Measurements and Instrumentation
- Day 50: Measurement standards and types of errors
- Day 51: Classification of instruments – indicating, integrating, recording
- Day 52: Ammeters and voltmeters – moving coil, moving iron types
- Day 53: Power measurement – dynamometer wattmeter, two-wattmeter method
- Day 54: Energy measurement – single-phase energy meters, digital meters, TOD meters
- Day 55: Oscilloscope principles, deflection systems
- Day 56: Revision + test
Days 57–63: Module 9 – Signals and Systems
- Day 57: Classification of signals, elementary signals
- Day 58: Basic operations on continuous and discrete time signals
- Day 59: Concept and classification of systems
- Day 60: Properties of systems – time invariance, linearity, causality, stability
- Day 61: Sampling process – impulse train sampling, sampling theorem
- Day 62: Aliasing effect, zero-order and first-order hold circuits
- Day 63: Revision + test
Days 64–70: Module 10 – Transducers, Batteries, Electrical Wiring
- Day 64: General classification of transducers, LVDT
- Day 65: Angular displacement transducers, Hall effect transducers
- Day 66: Batteries – primary/secondary cells, ratings, grouping
- Day 67: Wiring systems, rules for domestic wiring
- Day 68: Earthing types and rules
- Day 69: Illumination laws, electric lamp types
- Day 70: Full module revision + test — Phase 1 complete
Phase 2: First Full Revision Cycle (Day 71 – Day 90)
By Day 70, you’ve covered every module once. The next 20 days should be spent consolidating, not re-reading textbooks cover to cover.
- Days 71–84 (2 days per module): Revisit each module using only your short notes and formula sheets. Solve 25–30 mixed MCQs per module, focusing especially on numerical-heavy areas like Power Systems, Control Systems, and Electric Circuits.
- Days 85–88: Build a single consolidated formula booklet covering all 10 modules — this becomes your go-to revision material for the last 10 days before the exam.
- Days 89–90: Take one full-length 100-mark mock test under exam conditions (1 hour 15 minutes) to identify current weak areas before entering the practice-heavy phase.
Phase 3: Mock Tests and Previous Papers (Day 91 – Day 110)
This phase is about exposure to the real exam pattern and building speed and accuracy under negative marking.
- Days 91–98: Solve previous year question papers of related Kerala PSC technical posts — KSEB Sub Engineer, KWA Assistant Engineer, and Assistant Engineer (Electrical) — since these share significant syllabus overlap with this post.
- Days 99–104: Take one full-length mock test every alternate day (roughly 3 mock tests), followed by detailed error analysis each time. Note down every wrong answer and the reason behind it — silly mistake, concept gap, or guesswork.
- Days 105–108: Focus exclusively on your two or three weakest modules identified from mock test performance. Re-study only the specific topics you’re getting wrong, not the entire module again.
- Days 109–110: One more full mock test to measure improvement, followed by a fresh round of error analysis.
Phase 4: Final Revision (Day 111 – Day 120)
The last 10 days should involve zero new learning — only reinforcement of what you already know.
- Days 111–115: Revise the consolidated formula booklet from Phase 2, one module per day (two modules combined on lighter days).
- Days 116–117: Re-attempt previous mock tests you took earlier, focusing only on the questions you got wrong the first time.
- Days 118–119: Light revision only — go through short notes, avoid solving fresh long numericals that could dent confidence this close to the exam.
- Day 120: No fresh study. Skim through the formula booklet, get proper rest, and organise your admit card and required documents for exam day.
Tips to Make Your Kerala PSC Assistant Executive Engineer 2026 Study Plan Work
- Don’t skip the weekly topic tests in Phase 1. They’re what convert passive reading into exam-ready recall.
- Track your negative marking losses in every mock test. If guesswork is costing you marks, adjust your attempt strategy — skip questions you’re genuinely unsure about rather than guessing blindly.
- Keep Module 6 (Control Systems) and Module 9 (Signals and Systems) on your radar early, since these tend to be conceptually the toughest for candidates coming from a diploma or non-core electrical background.
- Revisit the official syllabus PDF once a month to make sure your notes haven’t drifted from the exact topics listed by KPSC.
- Build in 2–3 buffer days somewhere in Phase 1 (not listed above) in case any module takes longer than 7 days — Electrical Machines and Power Systems often need it.
A 120-day runway is enough to comfortably cover all 10 modules of this syllabus, revise them twice, and still get real mock-test exposure — provided the first 70 days are used purely for concept-building without rushing. Join Entri’s Kerala PSC Technical Coaching today and turn these 120 days into a focused, guided preparation journey.
